State machines can be also described using HDL languages such as VHDL,.
Verilog and ... This tutorial will teach you how to use Finite State Machine Editor
for entering .... Start state (it means that the reset state will last for one clock cycle)
. 
